|
|
|
|
|
|
|
|
|
|
xen-devel
Re: [Xen-devel] TPR write optimization (even improves 2003 sp2)
On 07/01/2009 02:59, "James Harper" <james.harper@xxxxxxxxxxxxxxxx> wrote:
> Is there such a facility available under Intel CPU's, other than the
> latest 'flex priority' stuff which I am about to read up on?
The LOCK MOV CR0 trick doesn't work on Intel CPUs. You should have space to
patch in a JMP instruction though, and then you can shadow the TPR value and
only do actual writes when the value changes.
-- Keir
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel
|
<Prev in Thread] |
Current Thread |
[Next in Thread>
|
- [Xen-devel] TPR write optimization, James Harper
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
- Re: [Xen-devel] TPR write optimization (even improves 2003 sp2),
Keir Fraser <=
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
- Re: [Xen-devel] TPR write optimization (even improves 2003 sp2), Keir Fraser
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
- Re: [Xen-devel] TPR write optimization (even improves 2003 sp2), Keir Fraser
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
- Re: [Xen-devel] TPR write optimization (even improves 2003 sp2), Keir Fraser
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
- Re: [Xen-devel] TPR write optimization (even improves 2003 sp2), Keir Fraser
- RE: [Xen-devel] TPR write optimization (even improves 2003 sp2), James Harper
|
|
|
|
|