| |
|
 |
|
 |
|
|
|
| |
|
|
xen-devel
Re: [Xen-devel] Question about implementation of 32-bit guestson64-bit h
|
To: |
"Nakajima, Jun" <jun.nakajima@xxxxxxxxx>, "Vessey, Bruce A" <Bruce.Vessey@xxxxxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxx> |
|
Subject: |
Re: [Xen-devel] Question about implementation of 32-bit guestson64-bit hypervisor (IDT-related) |
|
From: |
Keir Fraser <Keir.Fraser@xxxxxxxxxxxx> |
|
Date: |
Sat, 08 Dec 2007 11:20:21 +0000 |
|
Cc: |
Ian Pratt <Ian.Pratt@xxxxxxxxxxxxx>, "Guminski, Stephen A" <Stephen.Guminski@xxxxxxxxxx>, Mark Williamson <mark.williamson@xxxxxxxxxxxx> |
|
Delivery-date: |
Sat, 08 Dec 2007 03:14:27 -0800 |
|
Envelope-to: |
www-data@xxxxxxxxxxxxxxxxxx |
|
In-reply-to: |
<97D612E30E1F88419025B06CB4CF1BE1043456CC@xxxxxxxxxxxxxxxxxxxxxxxxxxxx> |
|
List-help: |
<mailto:xen-devel-request@lists.xensource.com?subject=help> |
|
List-id: |
Xen developer discussion <xen-devel.lists.xensource.com> |
|
List-post: |
<mailto:xen-devel@lists.xensource.com> |
|
List-subscribe: |
<http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe> |
|
List-unsubscribe: |
<http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe> |
|
Sender: |
xen-devel-bounces@xxxxxxxxxxxxxxxxxxx |
|
Thread-index: |
Acg48YXl4py+oS2vQwSgG5xRZucqnQADRenAAATU4YAAAt1pEgAAww/TAA9i1rAAC5TfXw== |
|
Thread-topic: |
[Xen-devel] Question about implementation of 32-bit guestson64-bit hypervisor (IDT-related) |
|
User-agent: |
Microsoft-Entourage/11.3.6.070618 |
On 8/12/07 05:54, "Nakajima, Jun" <jun.nakajima@xxxxxxxxx> wrote:
> You should be able to find this in SDM Vol 3A:
> 3.8.1 Enhanced Legacy PAE Paging
> On Intel 64 processors, the page directory pointer entry supports
> physical address size of the underlying implementation (reported by
> CPUID.80000008H). Legacy PAE enabled paging [see Section 3.8.2, "Linear
> Address Translation With PAE Enabled (4-KByte Pages)" and Section 3.8.3,
> "Linear Address Translation With PAE Enabled (2-MByte Pages)"] can
> address physical memory greater than 64-GByte if the implementation's
> physical address size is greater than 36 bits.
Ah, I missed the most obvious one!
-- Keir
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel
|
| <Prev in Thread] |
Current Thread |
[Next in Thread> |
- [Xen-devel] Question about implementation of 32-bit guests on 64-bit hypervisor (IDT-related), Vessey, Bruce A
- Re: [Xen-devel] Question about implementation of 32-bit guests on 64-bit hypervisor (IDT-related), Keir Fraser
- RE: [Xen-devel] Question about implementation of 32-bit guests on64-bit hypervisor (IDT-related), Ian Pratt
- Re: [Xen-devel] Question about implementation of 32-bit guests on64-bit hypervisor (IDT-related), Mark Williamson
- RE: [Xen-devel] Question about implementation of 32-bit guests on64-bit hypervisor (IDT-related), Vessey, Bruce A
- RE: [Xen-devel] Question about implementation of 32-bit guests on64-bit hypervisor (IDT-related), Vessey, Bruce A
- Re: [Xen-devel] Question about implementation of 32-bit guests on64-bit hypervisor (IDT-related), Keir Fraser
- Re: [Xen-devel] Question about implementation of 32-bit guests on64-bit hypervisor (IDT-related), Keir Fraser
- RE: [Xen-devel] Question about implementation of 32-bit guestson64-bit hypervisor (IDT-related), Nakajima, Jun
- Re: [Xen-devel] Question about implementation of 32-bit guestson64-bit hypervisor (IDT-related),
Keir Fraser <=
|
|
|
| |
|
Home