This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
Home Products Support Community News


Re: [Xen-devel] [PATCH] [HVM][SVM] Handle threshold register for guests

To: Christoph Egger <Christoph.Egger@xxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxx>
Subject: Re: [Xen-devel] [PATCH] [HVM][SVM] Handle threshold register for guests
From: Keir Fraser <keir@xxxxxxxxxxxxx>
Date: Thu, 24 May 2007 11:45:45 +0100
Delivery-date: Thu, 24 May 2007 03:44:11 -0700
Envelope-to: www-data@xxxxxxxxxxxxxxxxxx
In-reply-to: <200705211924.55185.Christoph.Egger@xxxxxxx>
List-help: <mailto:xen-devel-request@lists.xensource.com?subject=help>
List-id: Xen developer discussion <xen-devel.lists.xensource.com>
List-post: <mailto:xen-devel@lists.xensource.com>
List-subscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe>
List-unsubscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe>
Sender: xen-devel-bounces@xxxxxxxxxxxxxxxxxxx
Thread-index: Aced8K6U7RWhwgnjEdyL+wAX8io7RQ==
Thread-topic: [Xen-devel] [PATCH] [HVM][SVM] Handle threshold register for guests
User-agent: Microsoft-Entourage/
On 21/5/07 18:24, "Christoph Egger" <Christoph.Egger@xxxxxxx> wrote:

> The threshold register has been introduced in AMD RevF CPUs along with SVM
> (Actually this MCA/MCE msr register existed before, but had no meaning).
> Therefore no need for additional cpuid checks.
> On read access it reports the HVM guest the register has been locked by the
> BIOS. This means, it is not available for OS use. Thus, write accesses are
> simply ignored.
> This behaviour actually matches real HW, so guests can deal with this.
> Further, this way no multiplexing for multiple guests is necessary.
> Please apply.

I can't find any information about the revised semantics of M4_MISC in the
latest revision (3.12) of Volume 2 of the AMD64 Architecture Programmer's
Manual. Am I looking in the wrong place?

Since we don't advertise SVM capability to guests, wouldn't they assume old
semantics for this register anyway?


Xen-devel mailing list