Hi!
The threshold register has been introduced in AMD RevF CPUs along with SVM
(Actually this MCA/MCE msr register existed before, but had no meaning).
Therefore no need for additional cpuid checks.
On read access it reports the HVM guest the register has been locked by the
BIOS. This means, it is not available for OS use. Thus, write accesses are
simply ignored.
This behaviour actually matches real HW, so guests can deal with this.
Further, this way no multiplexing for multiple guests is necessary.
Please apply.
Signed off by: Christoph Egger <Christoph.Egger@xxxxxxx>
--
AMD Saxony, Dresden Germany
Operating System Research Center
Legal Information:
AMD Saxony Limited Liability Company & Co. KG
Sitz (Geschäftsanschrift):
Wilschdorfer Landstr. 101, 01109 Dresden, Deutschland
Registergericht Dresden: HRA 4896
vertretungsberechtigter Komplementär:
AMD Saxony LLC (Sitz Wilmington, Delaware, USA)
Geschäftsführer der AMD Saxony LLC:
Dr. Hans-R. Deppe, Thomas McCoy
xen_threshold.diff
Description: Text Data
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel
|