|
|
|
|
|
|
|
|
|
|
xen-devel
Re: [Xen-devel] [help] rsp in case of interrupt/exception in ring0
>>> Mukesh Rathor <mukesh.rathor@xxxxxxxxxx> 24.02.10 04:39 >>>
>When a cpu is in hyp code and int/exception comes in, how/where is rsp
>saved? According to intel manual if there's no ring transition, then
>the cpu doesn't save ss/rsp.
As you're apparently talking about x86-64, you probably simply read
the wrong (32-bit) part of the manual. On 64-bits, ss:rsp are always
getting saved, no matter whether there's a ring transition.
Jan
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel
|
|
|
|
|