 Home |
Products |
Support |
Community |
News |
xen-devel
[Xen-devel] AMD IOMMU status
| To: | <xen-devel@xxxxxxxxxxxxxxxxxxx> |
|---|---|
| Subject: | [Xen-devel] AMD IOMMU status |
| From: | Andrew Oakley <andrew@xxxxxxxxxxxxxxxxx> |
| Date: | Fri, 8 Jan 2010 00:10:36 +0000 |
| Delivery-date: | Thu, 07 Jan 2010 16:11:11 -0800 |
| Envelope-to: | www-data@xxxxxxxxxxxxxxxxxxx |
| List-help: | <mailto:xen-devel-request@lists.xensource.com?subject=help> |
| List-id: | Xen developer discussion <xen-devel.lists.xensource.com> |
| List-post: | <mailto:xen-devel@lists.xensource.com> |
| List-subscribe: | <http://lists.xensource.com/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe> |
| List-unsubscribe: | <http://lists.xensource.com/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe> |
| Sender: | xen-devel-bounces@xxxxxxxxxxxxxxxxxxx |
There seem to be a lot of commits and discussion about VT-d support, however there seems to be very little activity regarding device passthrough using the AMD IOMMU. Is it "done", lacking a mantainer, or never going to work? A quick google showed that 8 series chipsets for desktop are likely to be released very soon (looks like it is only the 8 series that have the relevant IOMMU). I'm not sure if any other hardware is required for passthrough, does anyone know if there is anything special about the CPU? _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxx http://lists.xensource.com/xen-devel |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [Xen-devel] Kernel 2.6.31.6 pv_ops freeze on start, Pasi Kärkkäinen |
|---|---|
| Next by Date: | Re: [Xen-devel] Porting SPICE to Xen, David |
| Previous by Thread: | [Xen-devel] [PATCH] [Try 2] less verbose tmem, Dan Magenheimer |
| Next by Thread: | Re: [Xen-devel] AMD IOMMU status, Keir Fraser |
| Indexes: | [Date] [Thread] [Top] [All Lists] |
