WARNING - OLD ARCHIVES

This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
   
 
 
Xen 
 
Home Products Support Community News
 
   
 

xen-changelog

[Xen-changelog] [xen-4.0-testing] Add MSR support for various feature AM

To: xen-changelog@xxxxxxxxxxxxxxxxxxx
Subject: [Xen-changelog] [xen-4.0-testing] Add MSR support for various feature AMD processor families.
From: "Xen patchbot-4.0-testing" <patchbot-4.0-testing@xxxxxxxxxxxxxxxxxxx>
Date: Wed, 19 May 2010 05:16:34 -0700
Delivery-date: Wed, 19 May 2010 05:23:28 -0700
Envelope-to: www-data@xxxxxxxxxxxxxxxxxxx
List-help: <mailto:xen-changelog-request@lists.xensource.com?subject=help>
List-id: BK change log <xen-changelog.lists.xensource.com>
List-post: <mailto:xen-changelog@lists.xensource.com>
List-subscribe: <http://lists.xensource.com/mailman/listinfo/xen-changelog>, <mailto:xen-changelog-request@lists.xensource.com?subject=subscribe>
List-unsubscribe: <http://lists.xensource.com/mailman/listinfo/xen-changelog>, <mailto:xen-changelog-request@lists.xensource.com?subject=unsubscribe>
Reply-to: xen-devel@xxxxxxxxxxxxxxxxxxx
Sender: xen-changelog-bounces@xxxxxxxxxxxxxxxxxxx
# HG changeset patch
# User Keir Fraser <keir.fraser@xxxxxxxxxx>
# Date 1273909119 -3600
# Node ID 6c4f1f41765d205f745c5fdb89a8e271b51d2b80
# Parent  3c3125d69364debf50502bd8831442f027740122
Add MSR support for various feature AMD processor families.

Signed-off-by: Mark Langsdorf <mark.langsdorf@xxxxxxx>
xen-unstable changeset:   21393:3dfc577c8b9e
xen-unstable date:        Sat May 15 08:29:59 2010 +0100
---
 xen/arch/x86/apic.c             |    2 +-
 xen/arch/x86/cpu/amd.c          |    7 +++----
 xen/arch/x86/cpu/mcheck/mce.c   |    3 +--
 xen/arch/x86/nmi.c              |    2 +-
 xen/arch/x86/oprofile/nmi_int.c |   12 ++++++++++++
 xen/arch/x86/traps.c            |    7 +++----
 6 files changed, 21 insertions(+), 12 deletions(-)

diff -r 3c3125d69364 -r 6c4f1f41765d xen/arch/x86/apic.c
--- a/xen/arch/x86/apic.c       Sat May 15 08:38:07 2010 +0100
+++ b/xen/arch/x86/apic.c       Sat May 15 08:38:39 2010 +0100
@@ -823,7 +823,7 @@ static int __init detect_init_APIC (void
     switch (boot_cpu_data.x86_vendor) {
     case X86_VENDOR_AMD:
         if ((boot_cpu_data.x86 == 6 && boot_cpu_data.x86_model > 1) ||
-            (boot_cpu_data.x86 >= 15 && boot_cpu_data.x86 <= 17))
+            (boot_cpu_data.x86 >= 0xf && boot_cpu_data.x86 <= 0x17))
             break;
         goto no_apic;
     case X86_VENDOR_INTEL:
diff -r 3c3125d69364 -r 6c4f1f41765d xen/arch/x86/cpu/amd.c
--- a/xen/arch/x86/cpu/amd.c    Sat May 15 08:38:07 2010 +0100
+++ b/xen/arch/x86/cpu/amd.c    Sat May 15 08:38:39 2010 +0100
@@ -433,10 +433,9 @@ static void __devinit init_amd(struct cp
        }
 
        switch (c->x86) {
-       case 15:
+       case 0xf:
        /* Use K8 tuning for Fam10h and Fam11h */
-       case 0x10:
-       case 0x11:
+       case 0x10 ... 0x17:
                set_bit(X86_FEATURE_K8, c->x86_capability);
                disable_c1e(NULL);
                if (acpi_smi_cmd && (acpi_enable_value | acpi_disable_value))
@@ -500,7 +499,7 @@ static void __devinit init_amd(struct cp
 #endif
 
        /* Pointless to use MWAIT on Family10 as it does not deep sleep. */
-       if (c->x86 == 0x10 && !force_mwait)
+       if (c->x86 >= 0x10 && !force_mwait)
                clear_bit(X86_FEATURE_MWAIT, c->x86_capability);
 
        /* K6s reports MCEs but don't actually have all the MSRs */
diff -r 3c3125d69364 -r 6c4f1f41765d xen/arch/x86/cpu/mcheck/mce.c
--- a/xen/arch/x86/cpu/mcheck/mce.c     Sat May 15 08:38:07 2010 +0100
+++ b/xen/arch/x86/cpu/mcheck/mce.c     Sat May 15 08:38:39 2010 +0100
@@ -578,8 +578,7 @@ static enum mcheck_type amd_mcheck_init(
                rc = amd_k8_mcheck_init(ci);
                break;
 
-       case 0x10:
-       case 0x11:
+       case 0x10 ... 0x17:
                rc = amd_f10_mcheck_init(ci);
                break;
        }
diff -r 3c3125d69364 -r 6c4f1f41765d xen/arch/x86/nmi.c
--- a/xen/arch/x86/nmi.c        Sat May 15 08:38:07 2010 +0100
+++ b/xen/arch/x86/nmi.c        Sat May 15 08:38:39 2010 +0100
@@ -323,7 +323,7 @@ void __pminit setup_apic_nmi_watchdog(vo
     case X86_VENDOR_AMD:
         switch (boot_cpu_data.x86) {
         case 6:
-        case 15 ... 17:
+        case 0xf ... 0x17:
             setup_k7_watchdog();
             break;
         default:
diff -r 3c3125d69364 -r 6c4f1f41765d xen/arch/x86/oprofile/nmi_int.c
--- a/xen/arch/x86/oprofile/nmi_int.c   Sat May 15 08:38:07 2010 +0100
+++ b/xen/arch/x86/oprofile/nmi_int.c   Sat May 15 08:38:39 2010 +0100
@@ -451,6 +451,18 @@ static int __init nmi_init(void)
                                model = &op_athlon_spec;
                                cpu_type = "x86-64/family11";
                                break;
+                        case 0x12:
+                               model = &op_athlon_spec;
+                               cpu_type = "x86-64/family12";
+                               break;
+                       case 0x14:
+                                model = &op_athlon_spec;
+                                cpu_type = "x86-64/family14";
+                                break;
+                        case 0x15:
+                                model = &op_athlon_spec;
+                                cpu_type = "x86-64/family15";
+                                break;
                        }
                        break;
  
diff -r 3c3125d69364 -r 6c4f1f41765d xen/arch/x86/traps.c
--- a/xen/arch/x86/traps.c      Sat May 15 08:38:07 2010 +0100
+++ b/xen/arch/x86/traps.c      Sat May 15 08:38:39 2010 +0100
@@ -2245,7 +2245,7 @@ static int emulate_privileged_op(struct 
             break;
         case MSR_AMD64_NB_CFG:
             if ( boot_cpu_data.x86_vendor != X86_VENDOR_AMD ||
-                 boot_cpu_data.x86 < 0x10 || boot_cpu_data.x86 > 0x11 )
+                 boot_cpu_data.x86 < 0x10 || boot_cpu_data.x86 > 0x17 )
                 goto fail;
             if ( !IS_PRIV(v->domain) )
                 break;
@@ -2258,7 +2258,7 @@ static int emulate_privileged_op(struct 
             break;
         case MSR_FAM10H_MMIO_CONF_BASE:
             if ( boot_cpu_data.x86_vendor != X86_VENDOR_AMD ||
-                 boot_cpu_data.x86 < 0x10 || boot_cpu_data.x86 > 0x11 )
+                 boot_cpu_data.x86 < 0x10 || boot_cpu_data.x86 > 0x17 )
                 goto fail;
             if ( !IS_PRIV(v->domain) )
                 break;
@@ -3246,8 +3246,7 @@ void __devinit percpu_traps_init(void)
         switch ( boot_cpu_data.x86 )
         {
         case 6:
-        case 15:
-        case 16:
+        case 0xf ... 0x17:
             this_cpu(ler_msr) = MSR_IA32_LASTINTFROMIP;
             break;
         }

_______________________________________________
Xen-changelog mailing list
Xen-changelog@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-changelog

<Prev in Thread] Current Thread [Next in Thread>
  • [Xen-changelog] [xen-4.0-testing] Add MSR support for various feature AMD processor families., Xen patchbot-4.0-testing <=