WARNING - OLD ARCHIVES

This is an archived copy of the Xen.org mailing list, which we have preserved to ensure that existing links to archives are not broken. The live archive, which contains the latest emails, can be found at http://lists.xen.org/
   
 
 
Xen 
 
Home Products Support Community News
 
   
 

xen-devel

[Xen-devel] STGI #UD exception

To: xen-devel@xxxxxxxxxxxxxxxxxxx
Subject: [Xen-devel] STGI #UD exception
From: mythbuster <embarbosa@xxxxxxxxx>
Date: Tue, 19 Jun 2007 19:45:57 -0700 (PDT)
Delivery-date: Thu, 21 Jun 2007 09:20:24 -0700
Envelope-to: www-data@xxxxxxxxxxxxxxxxxx
List-help: <mailto:xen-devel-request@lists.xensource.com?subject=help>
List-id: Xen developer discussion <xen-devel.lists.xensource.com>
List-post: <mailto:xen-devel@lists.xensource.com>
List-subscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=subscribe>
List-unsubscribe: <http://lists.xensource.com/cgi-bin/mailman/listinfo/xen-devel>, <mailto:xen-devel-request@lists.xensource.com?subject=unsubscribe>
Sender: xen-devel-bounces@xxxxxxxxxxxxxxxxxxx
Hello all,

AMD manual states about STGI instruction:

"This instruction generates a #UD exception is SVM is not enabled."

However, if I execute in ring-0 the STGI instruction in my system with
EFER.SVME == 0, I receive a #GP exception instead of a #UD exception.
In other test, I just set the SVME bit to 1 and now I receive a #UD
exception! 

Is the manual wrong?

P.S.: My CPU obviously has the SVM extensions (AMD X2 4600+ AM2)
-- 
View this message in context: 
http://www.nabble.com/STGI--UD-exception-tf3949976.html#a11206287
Sent from the Xen - Dev mailing list archive at Nabble.com.


_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel

<Prev in Thread] Current Thread [Next in Thread>