|
|
|
|
|
|
|
|
|
|
xen-changelog
[Xen-changelog] [xen-unstable] x86/LWP: export LWP related CPUID to AMD
# HG changeset patch
# User Wei Huang <wei.huang2@xxxxxxx>
# Date 1304937605 -3600
# Node ID 750eb14af93ec1ce8e04fd1afccbe422c095f57a
# Parent 103f89fef2942fc44887a777064532aaa9a1f90d
x86/LWP: export LWP related CPUID to AMD SVM guest
This patch exposes LWP CPUID 0x8000001C to SVM guests.
Signed-off-by: Wei Huang <wei.huang2@xxxxxxx>
---
diff -r 103f89fef294 -r 750eb14af93e tools/libxc/xc_cpuid_x86.c
--- a/tools/libxc/xc_cpuid_x86.c Mon May 09 11:39:23 2011 +0100
+++ b/tools/libxc/xc_cpuid_x86.c Mon May 09 11:40:05 2011 +0100
@@ -31,7 +31,7 @@
#define DEF_MAX_BASE 0x0000000du
#define DEF_MAX_INTELEXT 0x80000008u
-#define DEF_MAX_AMDEXT 0x8000000au
+#define DEF_MAX_AMDEXT 0x8000001cu
static int hypervisor_is_64bit(xc_interface *xch)
{
@@ -111,7 +111,8 @@
bitmaskof(X86_FEATURE_3DNOWPREFETCH) |
bitmaskof(X86_FEATURE_XOP) |
bitmaskof(X86_FEATURE_FMA4) |
- bitmaskof(X86_FEATURE_TBM));
+ bitmaskof(X86_FEATURE_TBM) |
+ bitmaskof(X86_FEATURE_LWP));
regs[3] &= (0x0183f3ff | /* features shared with 0x00000001:EDX */
(is_pae ? bitmaskof(X86_FEATURE_NX) : 0) |
(is_64bit ? bitmaskof(X86_FEATURE_LM) : 0) |
@@ -385,6 +386,7 @@
case 0x80000005: /* AMD L1 cache/TLB info (dumped by Intel policy) */
case 0x80000006: /* AMD L2/3 cache/TLB info ; Intel L2 cache features */
case 0x8000000a: /* AMD SVM feature bits */
+ case 0x8000001c: /* AMD lightweight profiling */
break;
default:
_______________________________________________
Xen-changelog mailing list
Xen-changelog@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-changelog
|
<Prev in Thread] |
Current Thread |
[Next in Thread> |
- [Xen-changelog] [xen-unstable] x86/LWP: export LWP related CPUID to AMD SVM guest,
Xen patchbot-unstable <=
|
|
|
|
|